Physically Unclonable Functions (PUFs) are lightweight cryptographic primitives for generating unique signatures from minuscule manufacturing variations. In this work, we present lightweight, area efficient and low power adaptive multi-bit SRAM topology based Current Mirror Array (CMA) analog PUF design for securing the sensor nodes, authentication and key generation. The proposed Strong PUF increases the complexity of the machine learning attacks thus making it difficult for the adversary. The design is based on scl180 library.
I. INTRODUCTION
Due to the whopping increase in the use of IoT devices, security has become one of the prime concerns. Physically Unclonable Functions (PUF) can be used as a low power alternative to secure sensor nodes. PUFs are mathematical models or physical structures that map the challenge words to corresponding responses which are governed by the uncertainties in the variation at the device level. Silicon PUFs have emerged as potential hardware cryptographic tools due to their ability to generate hardware-unique responses to a given digital test word or challenge, by exploiting manufacturing process variations in circuit components in the IC. These random intrinsic variations are nearly impossible to replicate and therefore, PUFs provide extremely reliable hardware authentication and key generation. The popular applications of PUFs include hardware security and authentication such as secure RFIDs, IP protection in FPGAs and cryptographic key generation.
A. Related Work
The silicon realization of the PUFs (SPUF) is based on the random variations in dies across a wafer, and from wafer to wafer due to the process, temperature and pressure variations during the various manufacturing steps. The first implementation of PUFs on silicon is introduced in [1] , where the delay variations of CMOS logic components are used to produce unique responses. In the delay-based PUF, the analog delay difference between two structurally identical parallel paths are compared which arises due to the manufacturing variations. The Ring Oscillator (RO) PUFs are based on digital loops, they are easy to implement and possess higher reliability. However, RO PUFs are slower and consume larger power when compared to arbiter PUF (delay based PUFs) and depends heavily on the number of RO present.
The low power current based PUF structure [2] uses an automatic cut-off mechanism to stop the current flow after response evaluation to minimize the power consumption. A sub-threshold design based PUF [3] exploits the sensitivity due to process variation in deep sub-micron technologies, the design consist of n stage CMOS multiplexers and delay circuits followed by an arbiter. To mitigate the power supply noise, switching noises and environmental variation a differential amplifier topology based PUF was introduced in [4] .
Integrated circuit Identification (ICID) [5] is based on addressable MOSFET array which drives a load to generate random repeatable voltages based on the threshold voltage mismatches. SRAM cell and memory block based PUF exploiting the intrinsic process variations in read/write reliability of cells in static memories is implemented in [6] . [7] shows a PUF cell based on 2-T amplifier working in sub threshold region. In [8] , PUF design based on power grid resistance variation has been investigated. The response depends on the voltage drop at distinct locations of the IC occurred due to the introduction of a variety of stimuli. The concept based on the amplification of random transistor mismatch through two complementary current mirrors and a modified design with an addition of sense amplifier is discussed in [9] . T Saha et al. [10] proposed aging resistant, lightweight and low-power analog PUF which exploits the susceptibility of Threshold Voltage (Vth) of MOSFETs to process variations.
Almost every discussed PUF yield a single bit response for a unique challenge word which makes it easier for machine learning algorithms to model the PUFs with fewer challenge response pairs. We present an adaptive multi-bit SRAM topology based low power and highly robust analog PUF. The rest of the paper is organized in the following manner. Section II presents a discussion on Machine learning attacks while Section III describes the architecture of the proposed PUF. Section IV discusses the reliability, and finally, Section V concludes the paper. Response Interface [11] . Ruhrmair et al. proposed various modelling attacks on PUFs in [12] .The primary attack model consists of two steps, the first one requires finding a function with parameters which correctly describes the PUFs challenge response behavior (or input-output behavior), followed by selection of a machine learning (ML) algorithm to train the parameters of the chosen function to improve its prediction quality using a large set of Challenge Response Pairs (CRPs) as training set. The best existing ML algorithms for attacks on PUFs involves Logistic Regression and Evolution Strategies. Other includes Support Vector Machines (SVM) and Neural Networks. The adaptive multi-bit response of the proposed PUF fails the SVM and logistic regression and makes it extremely difficult for heuristic-based methods like Evolution Strategies thus increasing the complexity of the attack. Fig. 1 depicts the architecture of the proposed PUF. As illustrated in the figure, the two 4x16 decoders are used to convert the challenge word into bit-line and word-line which selects a particular bit cell from the entire array. Once the bit cell is selected, the power gating block routes the Current Mirror biasing to that specific bit cell. Its corresponding output through the MUX is processed by the configurable ADC block which produces the final variable multi-bit response of the challenge word.
III. PUF ARCHITECTURE

A. PUF Bit Cell
The basic unit of the proposed SRAM topology based analog PUF called bit cell comprises of two PMOS in cascode with two NMOS. All MOSFETs in the bit cell are minimum sized, hence increasing the probability of mismatch during manufacturing and also reducing the area required for the complete 16 x 16 bit-cell array. The output of the bit cell is chosen as the drain of PM2 and NM1 attributing to the symmetry. The cascode scheme used provides maximum amplification, and hence the mismatch on the extremities in even tenth of millivolts can be amplified.
PM2 and NM1 are biased through two transmission gates which are controlled via bit-line and word-line using the power gating blocks as seen in Fig 2. The power gating block consists of two transmission gates(TG) controlled by the word line and the bit line, the TGs are tied with the current mirror biasing and the bit-cell as seen from Fig. 1 . One power gating block is required per 16-bit cells (one column). This helps in switching off all unselected bit cells resulting in zero ideal state power consumption. Different switching schemes were tested and studied for various process corners. The channel length modulation results in a significant error while copying currents, especially for minimum size transistors. Thus a current mirroring scheme becomes very important. Proposed configuration is shown in Fig. 4 .
Due to variations in semiconductor manufacturing processes, corners are introduced in CMOS circuits. Five process corners dealing with process variations are typical-typical TT, FF and SS are not much of concern as both the MOSFETs get equally affected in one direction but other corners like SF, FS called as skewed corners may affect the response. Considering this, various current mirror configurations were tested and wide swing cascode current mirror worked well with the bit cell for all the corners with the perfect symmetrical output. The biasing current into the bit-cell using this particular current scheme varies around the center value (at no mismatch) of 4.3 µA. Fig. 3 shows the response of various testbed used as current mirrors where X axis represents the referred variation modeled as the additional change in the threshold voltage of PM1. We observe that the ideal response is obtained through the proposed current mirror configuration. Moreover, the former has a higher gain and is perfectly symmetric compared to the reduced headroom cascode current mirror and simple cascode current mirror configuration.
Fig. 3: Output Voltage Response for different Current Mirror Configurations
B. Switching Configurations
The bit-cell zero static power in the idle state is achieved by turning the single bit cell ON only when it is selected and cutting OFF the supply rail for rest of the bit cell present in the entire array. Different switching configurations were tested, does not require any additional circuitry to serve the purpose of switching. However, the response was hampered considering all process corners as a substantial amount of shift was observed in the output due to small voltage drops across the switching transistors. To mitigate these effects control switches were removed from the bit cell and external control circuitry is employed (power gating blocks) which even drastically reduced the number of transistors per bit cell and works well with different process corners. The switching of PM1 and NM2 of the bit-cell will slow down the charging/discharging process from the pre-charged value to the desired value due to increased parasitic capacitance per bit line. Therefore, the two central MOSFETs, PM2 and NM1 are held with VDD and GND respectively which turns OFF the bit cell through the power gating block. Fig. 6 shows the comparison of the output voltage for different process corners in case of naive switching configuration and used switching configuration.
C. ADC scheme
Due to the cascode configuration, the gain from the MOS-FETs at the extremities to the output is very high thus it is highly probable that the response would hit either of the power Fig.  7 shows the output voltage distribution based on both the statistical variations, i.e., process and mismatch. As expected, the probability distribution is more skewed towards the power rails thus a varying multi-bit ADC scheme can exploit the utmost variations from the circuit. The final response is obtained through an adaptive multi-bit ADC scheme shown in Fig. 8 . First, we define windows or regions as in the constant current source, three separate voltage comparators, a multiplexer, a free running timer, and a latching mechanism. The adaptive bit precision technique discussed is addressed using the variable frequency clock derived from the original clock along with variable counter values which are finally latched upon comparison during ADC operation. Fig. 9 describes the topology used to eliminate the Input Common Mode Range. The scheme is capable of correctly establishing ADC operation for unknown analog voltage varying from 0 to VDD. The two comparators one with NMOS as the input pair say Comparator A and the other one with PMOS as input pair say Comparator B includes offset cancellation scheme to prevent the results being skewed towards one direction. The decision of which comparators output to be used is performed by the third comparator i.e Comparator C based on the clause: If the unknown voltage is higher than VDD/2, the output of Comparator A is selected else the output of Comparator B is used.
IV. RESULTS
A. Reliability with Temperature Variations
The reliability of bit-cell output voltage is tested with temperature variations. Fig 10 depicts the effect on the bitcell output voltage as the temperature varies between 0 • C and 60 • C. For simulation purposes, the referred variation is 
B. Comparison with other existing PUF schemes
PUFs operating in the sub-threshold region [3] are shown to consume lesser power compared to those in super-threshold region but they exhibit higher delays thus reducing the speed of operation. The power gating block in the proposed PUF primarily contributes to the low power consumption without any hindrance in the operating speed. Table 1 provides the comparison with existing PUFs based on speed and power for 1 bit generation. This paper discusses the architecture of an adaptive multibit Strong Analog PUF. Proposed Analog PUF is better than delay based PUFs considering unbiased responses. The output being independent of the actual layout design, the PUF is easy to fabricate due to its less circuit complexity. Furthermore, the PUF is shown to consume low power at a faster speed of operation.
The future work on this proposed PUF may include an evaluation based on uniqueness, uniformity and reliability after chip manufacturing. NIST tests can also be performed on the chip to compare it with more state of art PUF configurations.
